Diamond75/Panda3DS
1
0
Fork 0
mirror of https://github.com/wheremyfoodat/Panda3DS.git synced 2025-04-17 19:21:30 +12:00
Code Issues Projects Releases Packages Wiki Activity Actions

Stuffs

Browse source
This commit is contained in:
wheremyfoodat 2022-12-31 15:54:24 +02:00
parent f2ab7a0370
commit 23a6ef447f
3 changed files with 11 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

3
include/arm_defs.hpp
View file

@ -61,6 +61,7 @@ namespace FPSCR {
RoundToZero = 3 << 22, RoundToZero = 3 << 22,
// Default FPSCR value for threads // Default FPSCR value for threads
ThreadDefault = DefaultNan | FlushToZero | RoundToZero | IXC ThreadDefault = DefaultNan | FlushToZero | RoundToZero,
MainThreadDefault = ThreadDefault | IXC;
}; };
} }

4
src/core/CPU/cpu_dynarmic.cpp
View file

@ -9,7 +9,7 @@ CPU::CPU(Memory& mem, Kernel& kernel) : mem(mem), env(mem, kernel, *this) {
config.arch_version = Dynarmic::A32::ArchVersion::v6K; config.arch_version = Dynarmic::A32::ArchVersion::v6K;
config.callbacks = &env; config.callbacks = &env;
config.coprocessors[15] = cp15; config.coprocessors[15] = cp15;
// config.define_unpredictable_behaviour = true; config.define_unpredictable_behaviour = true;
config.global_monitor = &exclusiveMonitor; config.global_monitor = &exclusiveMonitor;
config.processor_id = 0; config.processor_id = 0;
@ -18,7 +18,7 @@ CPU::CPU(Memory& mem, Kernel& kernel) : mem(mem), env(mem, kernel, *this) {
void CPU::reset() { void CPU::reset() {
setCPSR(CPSR::UserMode); setCPSR(CPSR::UserMode);
setFPSCR(FPSCR::ThreadDefault); setFPSCR(FPSCR::MainThreadDefault);
env.totalTicks = 0; env.totalTicks = 0;
cp15->reset(); cp15->reset();

7
src/core/PICA/regs.cpp
View file

@ -4,9 +4,14 @@
using namespace Floats; using namespace Floats;
u32 GPU::readReg(u32 address) { u32 GPU::readReg(u32 address) {
log("Ignoring read from GPU register %08X\n", address); if (address >= 0x1EF01000 && address < 0x1EF01C00) { // Internal registers
const u32 index = (address - 0x1EF01000) / sizeof(u32);
return readInternalReg(index);
} else {
log("Ignoring read to external GPU register %08X.\n", address);
return 0; return 0;
} }
}
void GPU::writeReg(u32 address, u32 value) { void GPU::writeReg(u32 address, u32 value) {
if (address >= 0x1EF01000 && address < 0x1EF01C00) { // Internal registers if (address >= 0x1EF01000 && address < 0x1EF01C00) { // Internal registers